# **PCB** Artist Quickstart Guide

**Revision 01** 

Pete Semig Ph.D. Student-Dr. Jafari Analog Application Engineer-TI



1

- PCB Artist is a free PCB schematic & layout tool provided by Advanced Circuits
- It can be downloaded from <u>www.4pcb.com</u> or <u>www.download.com</u>
- Pros:
  - Free
  - Intuitive and simple to use/install
  - Autorouter
  - Large libraries
  - East to create new parts (schematic symbols & footprints)
  - No minimum quantity for students (see website)
- Cons:
  - No interactive DRC
  - Boards are ~\$33/ea (2-layer, 5 day turn) or \$66/ea (4-layer, 5 day turn)
  - You do not get the gerber files (i.e. you must fabricate designs with Advanced Circuits)



- "mil"
  - A "mil" is 1/1000<sup>th</sup> of an inch.
  - 1mil=.001"
- Layer
  - PCBs are made of 'layers'
  - Here are the common layers
    - Metal
      - The actual wires/conductors
    - Silkscreen
      - The white writing on the PCB
    - Soldermask
      - The green stuff ——





UTD



- Trace
  - The width of a metal wire
- Space
  - The minimum distance between traces
- "Trace/Space"
  - "6 mil trace/space" means the traces must be at least 6 mils wide and there must be at least 6 mils of space between traces



- Pad
  - Surface mount (SM) and/or with hole



- Via
  - A 'via' is a metal-plated hole drilled in the PCB that connects metal layers
  - Four common types are 'stub', 'through-hole', 'blind', and 'buried'
  - Figures are from [3]





#### **Advanced Circuits (AC) Specials**

- These selections will depend on your design needs.
- If interested in the \$33 or \$66 specials, be sure to adjust settings appropriately

#### Full Spec 2-Layer Designs Only \$33 Each!

#### To Order Now, Upload Your Zipped Files <u>Click Here</u> to Upload Files and Place Order

	\$33 Each Specifications	
	Min. qty. 4 Boards	White Legend (1 or 2 sides)
	Lead Time 5 Days	1 Part Number Per Order (extra \$50 charge for multiple parts or step & repeat)
	2-Layers, FR-4, 0.062", 1 oz. cu. plate	Max. size 60 sq. inches
	Lead FREE Solder Finish	No slots (or overlapping drill hits)
	Min. 0.006" line/space	No Internal routing (cutouts)
Ĺ	Min. 0.015" hole size	No scoring, tab rout or drilled hole board separations
	All Holes Plated	Routed to overall dimensions
I	Green LPI Mask	Maximum 35 drilled holes Per Sq. Inch

Credit Card orders only please.

#### Full Spec 4-Layer Designs Only \$66 Each!

#### To Order Now, Upload Your Zip Files

#### Click Here to Upload Files and Place Order

66 Each Specific	
Min. Qty 4 Boards	White Legend (1 or 2 sides)
Lead Time 5 Days	1 Part Number per Order (extra \$50 charge for multiple parts or step & repeat)
4-Layers, FR-4, 0.062" 1 oz. cu blate	Max. Size 30 sq. inches
ead FREE Solder Finish	No Slots (or overlapping drill hits)
Min. 0.006" line/space	No Internal Routing (cutouts)
lin. 0.015" hole size	No Scoring, tab rout, or drilled hole board separations
All Holes Plated	Routed to overall dimensions
Maximum 35 drilled holes per sq. nch	Green LPI Mask

Credit Card orders only please.

Does Not Include Blind/Buried Vias.

FEARLESS engineering



### **AC Capabilities**

#### Mechanical Capabilities

Machining Drill Capabilities					
Primary Drilled Hole Location Tolerance to Datum (Hole) Zero (DTP)	.005"				
2 <sup>nd</sup> Drill Hole Location Tolerance to Datum Zero (DTP)	.005*				
Minimum Clearance from Copper Conductor to Mechanical Drilled Hole	.007"				
Plated Through Hole Capabilities					
Smallest Plated Thru Hole Size: (Finished Via Size with Finished Hole Size – 1 mil Min. Ave. Copper Requirement)					
Finished Panel Thickness .062"	.006" Drill .003" Finished				
Plated Hole Tolerance	+/002"				
Plated hole Spacing Minimum (Drilled hole to hole)	.007"				
Pad Diameter to Finished Hole Size					
Conventional Drilling	Drill size plus .015"				
Minimum Pad / Drill / Plated Hole	Drill size plus .008"				
(Pad Size for <u>Tangency</u> . Add 2X minimum annular ring as needed)	PAD / DRILL / HOLE				
.062 Thick Board	.014" / .006" / .003"				



### **AC Tolerances**

#### **Inner Layer Clearances**

We require a minimum of 0.010" inner layer clearance.

#### **Copper to Edge of Printed Circuit Board**

Minimum of 0.010" (outer layers) and 0.015" for inner layers (0.020" preferred for inner layers). For scoring, minimum of .015 for outer layers and .020 for inner layers.

#### Pad Size/Annular Ring

Pad size should be at least + 0.010" over finished hole size for vias and + 0.014" over finished hole size for component holes. This means the annular ring (radius of the pad) should be at least .005" for vias and a minimum of 0.007" for component holes.

#### **Hole Size**

+/- 0.005" Standard Spec (applies to holes up to .250", larger holes will be routed, see Rout tolerances below)

#### Copper Trace Width/Spacing (Trace and space)

Copper spacing is the minimum air gap between any two adjacent copper features. Trace width is the minimum width of a copper feature, usually traces.

#### Requirements: A premium is charged for trace width/spacing less than .007".

(We can process .004" for 1 oz. CU. finished (outer layers) and .5 oz. CU finished (inner layers). For 1 oz. finished copper weight (inner layers), the minimum trace width/space is 0.005" For 2 oz. finished copper weight (inner & outer), the minimum trace width/space is 0.006"



# **PCB** Artist



### **New Project**

- File->New
- Select New Project and specify path for \*.prj file

New Design	X
New Schematic Design	
Use Template: default.stf	•
New PCB Design	
New Project	
New Project Name	
C:\Everything\MyDesigns\Tutorial\tutorial.prj	Browse
OK Cancel	



### Add Schematic

- File->New
- Select New Schematic, assign file name and check Add to Open Project

itorial.pr	i Ξ Ξ Σ
B Desig	
her Files	
	New Design
	New Schematic Design
	Use Template: default.stf
	New PCB Design
	New Project
	New Design Name
	C:\Everything\MyDesigns\Tutorial\schematic.sch Browse
	Add To Open Project
	OK Cancel



#### **Add PCB Layout**

- File->New •
- Select New PCB Design, assign • file name and check Add to **Open Project**
- Selecting OK will launch the **PCB** Wizard

📆 tutorial.p	ŋ* 🗖 🔍
Schematic	Designs
PCB Desig	atic.sch in
Other File	s
	New Design
	New Schematic Design
	Use Template: default.stf
	New PCB Design
	New Project
	New Design Name
	C: \Everything\MyDesigns\Tutorial\layout.pcb Browse
	Add To Open Project
	OK Cancel
	<ul> <li>New PCB Design</li> <li>New Project</li> <li>New Design Name</li> <li>C:\Everything\MyDesigns\Tutorial\layout.pcb</li> <li>Browse</li> <li>Add To Open Project</li> <li>OK</li> <li>Cancel</li> </ul>



- Set units to "mils" and precision to "0"
  - Precision is the number of places to the right of the decimal
  - A value of "1" allows for measurements such as 15.8mils, but not 15.75mils. For 15.75mils, precision should be set to "2"
  - Use 'basic-minimums' for board template





• Select appropriate board service (most will probably be 2 or 4 layer standard)





• For a 2-layer board the parameters will be straightforward

Start Board	What layers do you require?					
Design Requirement	Electrical Layers	Powerplane Layers				
Layers	2 Layer Board	Layer 2 Using Net	•			
Additional Requirements		Layer 3 Using Net	•			
Production		Layer 4 Using Net	-			
		Layer 5 Using Net	•			
	Automatic Routing Bias	Solder Mask				
	First Layer Routing Direction:	Top Side Color: Green				
	Horizontal  Vertical	Bottom Side Type: LPI				
	Allow Routes:	Cover Vias				
	Inner Layers	Silkscreen				
		Top Side Color: White	Ì			
		Bottom Side				



 For a 4-layer board you can specify powerplane layers

Layers	1.0.000		X
Start Board Design Requirement	What layers do you require?	Powerplane Layers	
Board Parameters Additional Requirements Production	4 Layer Board	✓ Layer 2 Using Net GND      ✓	
i∎- Finish		Layer 5 Using Net	
	Automatic Routing Bias	Solder Mask	
	First Layer Routing Direction:	Top Side Color: Green	
	Horizontal     Vertical     Allow Routes:     Top Side	Bottom Side Type: LPI	
	Inner Layers ✓ Bottom Side	Silkscreen Top Side Color: White Bottom Side	
Unit Price:  \$0.00 Subtotal:  \$	0.00	<back next=""> Cancel Hel</back>	p



Design Requirement	Specify your required	d board para	meters			
Board Parameters	Material Type: FR4		Material Thickness:	0.062 inche	es 🔻	]
Additional Requirements Production	Finish Plating: Lead Free So	lder	Copper Weight (Outer):	1 oz	*	]
	Beveled Gold Fingers:	None	Copper Weight (Inner):	1 oz		]
	CNC Route Points:	4		[	Parameter [	)efinitions
	Number of SMD Pa Top Bottom Min_SMD Pad Pitch Min. Track Width/Gap: 0.00 Minimum Hole Size: 0.01	nds: Side: Side: 7 inches 5 inches	Current values from design: 0 0 -0 -0 7 0	Contro	Routes	V-Scoring Plated Edges c edance
	Counter Sinks Number of Holes: 0	Plated	Counter Bores Number of Holes: 0		Plated	
it Price: \$26.75 Subtotal: \$4	28.00		< Back Next >		Cancel	Help

 Select whether or not you want electrical testing (probably not)





- Specify board part number, revision, and quantity
- Adjust turnaround time as needed
  - 3 days is recommended
- Select Next, then Finish.

Start							
Board	Specify board q	uantity and to	urnaround ti	me			
Design Requirement Layers Board Parameters Additional Requirements Production	Board Part Number: Revision Number: Turnaround Time:	tutorial A 3 Days	*	Production: Quantity:	Prototype	•	
Finish		How To Place	Your Order	-	Email A Question		
	Array **						
	Array Width: 0.0	mil	Board Width:	2000.0	Inner Spacing,	0.0	
	Array Height: 0.0	mil	Board Height	2000.0	Border:	100.0	
	Array Up: 0	ray Help	Add Tooli	ng Holes per ials per Adva	Advanced Circuits Standar	andards rds	
	Cost Unit Price: \$21.50						
	Board Subtotal: \$3 Electrical Test \$0	14.00 N ta	lote: Cost does no ixes.	tinclude ship	ping and applicable		
	* Required Fields ** Scoring and/or Tab F	Routing are only all	owed options for E	xpanded Ser	vice Orders		
it Price: \$21.50 Subtotal: \$3	44.00		< Bac	k N	lext > Can	cel Help	ρ



#### **PCB** Settings

- Grid
- Units
- Styles
- Spacings
- Nets
- Net Classes



### **PCB Settings-Grid**

• Settings->Grids

Grids	125		Grids		×
Working Grid Scree	n Grid		Working Grid Screer	n Grid	
Step Size			Step Size	Same As Wo	rking Grid
	1	mil		1.0	mil
Different Y:	1.0		Different Y:	1.0	
Snap Mode:	Grid 🗸		Color and Visibility		
			Primary Color:		Lines
			Secondary Color:		▼ □ Lines
			Visible	Draw Grid First	
ОК	Cancel Apply	Help	ОК	Cancel A	Apply Help



#### **PCB Settings-Units**

• Settings->Units





#### **PCB Settings-Styles**

• Settings->Styles

#### Design Technology

ad S	Styles T	ext Styles	Line Sty	les Track	Styles	Nets	Net Clas	sses	Spacin	gs	Rules
	Name	Shape	e	Width	Leng	gth	Corner	Hole	e Size	PI	ated
	Pad	Roun	d	60		0	0		35		Yes
	SMD Pa	ad Recta	ngle	22		40	0		0	3	No
х	Via	Roun	d	25		0	0		15	1	Yes

#### Design Technology

Pa	ad Styles Text	Styles Line	Styles Trac	k Styles Nets
	Name	Pattern	Width	Dash Gap
	Board	Solid	6	0
	Bus	Solid	20	0
	Copper	Solid	25	0
	Outlines	Solid	8	0

#### Design Technology

Pad Styles Text Styles Line Styles Track Styles

	Name	Width
Х	Power Min	20
x	Power Nom	25
х	Signal Min	10
х	Signal Nom	15



### **PCB Settings-Spacings**

• Settings->Spacings

ad Styles	Text Styles	Line Styles	Track Styles	Nets	Net Classes	Spacings	Rules	
		Trac	ks	Pads	V	'ias	Shapes	
Tracks			7	7		7	10	
Pads			7	7		7	10	
Vias			7	7		7	10	
Shapes			10	10		10	10	
Text			10	10		10	10	
Board			20	20		20	20	



## **PCB Settings-Rules**

Powerplanes Isolation Gap: 10 Thermal Relief: 10
Isolation Gap: 10 Thermal Relief. 10
Thermal Relief. 10
Drill Spacing: 0
Pads and Drills
Min Pad Annular Ring: 7
-
Min Paste Size: 0
ads and Drills



#### **PCB Settings-Nets & Net Classes**

Pa	d Styles	Tex	d Styles	Line Styles	Track Styles	Nets
ſ	Name	e	Class			
	GND		Grour	nd		
	VCC		Powe	r		

#### Design Technology

P	ad S	Styles Text	Styles Lir	ne Styles Track Style	s Nets	Net Classes	Spacings	Rules
		Name	Туре	Min. Track		Nom. Track	Via	
		Signal	Signal	Signal Min	5	Signal Nom	Via	
	х	Power	Power	Power Min	F	Power Nom	Via	
	x	Ground	Power	Power Min	F	Power Nom	Via	1

#### Example Design

- Let's create the schematic and PCB for the following filter
  - Active low-pass
  - Fc=1kHz
  - 4<sup>th</sup> order
  - 2-stage
  - Sallen-Key
- We can use TI's <u>FilterPro</u> to obtain a generic schematic
- Then use TI's **TINA-TI** to verify in simulation



#### **FilterPro Design**





### **Amplifier Selection**

- Let's implement this filter with the OPA141
  - Single-supply, 10MHz, RRO, Low-noise, JFET input (Ib=20pA max)
  - Supply: 4.5V to 36V
  - Packages
    - Single (SO-8, MSOP-8)
    - Dual (SO-8, MSOP-8)
    - Quad (TSSOP-14, SO-14)
  - Vicm includes GND



(1) NC denotes no internal connection

**OPA2141** SO-8, MSOP-8 (TOP VIEW)



PIN ASSIGNMENTS







### **TINA-TI Simulation**





#### New Schematic Symbol Library

- Let's create a new Library for custom schematic symbols
  - Open Library Manager (Ctrl-L)
  - Select New Lib
  - Give new library a name

ibrary: [All Librarie:	s]						•	New Lib
Part Creation	Select New Libra	ary File	And Delivery Co	-		2	<u>x</u>	
ibrary Contents:	Save in:	📜 Library			G 🗊 🖻 🗔 🗸			
+Y (discrete) -V (discrete) OV (discrete) 10F2DSLI (74Is) 10F2DSLI (74Is) 10F2DSLI (74Is) 10F4DSEI (74Is) 10F4DSEI (74Is) 10F4DSEI (74Is) 10F4DSEI (74Is) 10F4DSEI (74Is) 10F4DSLI (74Is) 10F4DSLI (74Is) 1074DSLI (74Is) 1074DSLI (74Is) 1074DSLI (74Is) 1074DSLI (74Is) 1074DSLI (74Is) 1074DSLI (74Is) 2010 (74Is)	Recent Places Desktop Libraries Computer Computer	Name       74!s.ssl       4000.ssl       actel.ssl       altera.ssl       atmel.ssl       atwel.ssl       diode.ssl       discrete.ssl       fairchild.ssl       fairchild.ssl       File name:     t       Save as type:     s	III III Itorial Schematic Symbol Libr	raries (*.ssl)	Date   9/17/ 9/17/ 7/3/2 2/15/ 7/2/2 7/3/2 7/3/2 7/3/2 2/10/ 0/17/	modified 2008 11:36 AM 2008 8:39 AM 2008 8:39 AM 2006 4:57 PM 2010 10:07 AM 2009 3:27 PM 2009 3:27 PM 2006 4:57 PM 2006 4:57 PM 2009 3:56 PM 2009 3:56 PM 2010 11:40 AM 2009 8:30 AM 2009 8:30 AM	• III	
2NANDP {74Is}		+	Close on Edit					



brary Manager	temp date herea					X
Schematic Symbols PCB Symbol	s Components Folders					
Library: tutorial.ssl [in "C:\Users	s\Public\Documents\PCB Artist\Libr	ary"]			3	New Lib
Part Creation Tutorial	Email A Question Downlo	ad Online Librar	v Components			
Library Contents: 0			Preview			
		Add File				
		New Item				
		Wizard				
		Edit				
		Find				
		Delete				
		Сору То				
		Move To				
		Rename				
		Tech. Files				
		_				
		Report				
		Close on				
		Edit	L			
				Close	Apply	Help

- For this device we will use the dual version (our filter has 2 amplifiers)
- From a schematic perspective, we will need 2 sub-symbols
  - One will look like an ideal op-amp
  - The second one will have power and ground
  - Here is the idea using symbols from TINA



• Note: Please don't use the package pinout as the schematic symbol! This makes it difficult to read the schematic.





- Create 2 separate symbols in the library
  - Use "Add Pad" for the pins
  - Use "Single Line" and "Triangle" for the symbol
  - Move the symbol origin (S) to one of the pins
  - The numbers correspond to the pins, "NX" is the pin name
- Save the symbols as myopamp3 and myopamp5





chematic Symbols PCB Sym	ools Components Folde	rs	
Library: tutorial.ssl [in "C:\Us	ers\Public\Documents\PC	Artist\Library"]	▼ New Lib
Part Creation Tutorial	Email A Question	Download Online Library Components	
Library Contents: 2		Preview	
myopamp5		Add File New Item Wizard Edit Find Delete Copy To Move To Rename Tech. Files Report Report Close on Edit	
# **New PCB Symbol Library**

- Let's create a new Library for custom PCB symbols
  - Open Library Manager (Ctrl-L)
  - Select PCB Symbol tab
  - Give new library a name

brary: [All Libraries	3]							5 <b>2</b>	New Lib
Part Creation	Select New Libra	ary File	entrant Deliver, des	a (sequently,				X)	
brary Contents:	Save in:	Library		•	000	• •			
{discrete} -145154-2 {prolib} -145165-2 {prolib} -145166-2 {prolib} -145167-2 {prolib}	Recent Places	Name altera.psl csm.psl				Date mo 5/20/201 9/17/200	dified 1 11:30 AM 8 11:36 AM		
-145169-2 {prolib} -145169-2 {prolib} -175887-0 {prolib} -178239-0 {prolib} -917738-7 {prolib}	Desktop	discrete.psl dsm.psl fairchild1.psl				6/5/2009 6/5/2009 5/20/201	3:56 PM 3:56 PM 1 11:30 AM	-	
{discrete} -178239-8 {prolib} {discrete} MHDR-10 {prolib} MHDR-14 {prolib}	Libraries	ic.psl				5/21/200 6/26/200 5/20/201 5/22/201	19 3:55 PM 1 11:30 AM 2 6:20 PM		
MHDR-16 (prolib) MHDR-20 (prolib) MHDR-24 (prolib) MHDR-26 (prolib) MHDR-30 (prolib) MHDR-34 (prolib)	Computer	prolib.psl dbsm.psl qcsm.psl				6/16/201 3/1/1998 3/1/1998	0 2:59 PM 1:04 PM 1:05 PM	*	
MHDR-40 (prolib) MHDR-50 (prolib) MHDR-60 (prolib) MHDR-64 (prolib) MHDR90-10 (prol	Network	File name: Save as type:	tutorial	aries (* psl)		•	Save		
MHDR90-14 (prol MHDR90-16 (prol MHDR90-20 (prolib) MHDR90-24 (prolib)			Close on Edit	unos ( .poŋ			Gancor		



#### **OPA2141** Packages

- We need to determine which package we will use
- The datasheet typically has all the information required
- We see the OPA2141 comes in two packages
  - MSOP-8
  - SO-8
- TI refers to these packages as "DGK" and "D"





PACKAGE INFORMATION <sup>(1)</sup>
------------------------------------

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING				
004141	SO-8	D	O141A				
OPA141	MSOP-8	DGK	141				
0042144	SO-8	D	O2141A				
OPAZ141	MSOP-8	DGK	2141				
0044144	TSSOP-14	PW	O4141A				
0PA4141	SO-14	D	O4141AG4				

# **OPA2141 Landing Patterns**

- Let's compare the D and DGK packages
- D is found in the PDS, but DGK is not!
- Here is a link to a useful app note





PACKAGE	PKG	Z	Z	G	G	X	X	Y	C/C	D	E
	#	MIN	MAX	MN	MAX	MIN	MAX	REF	REF	REF	NOM
SO-8 SO-14 SO-15 SO-15W SO-15W SO-15W SO-20W SO-20W SO-22W	182 235 265 211 219 221 239 217	0.273 0.273 0.447 0.447 0.447 0.447 0.447 0.448	0.277 0.277 0.451 0.451 0.451 0.451 0.451 0.451	0.089 0.089 0.254 0.254 0.254 0.254 0.254 0.254	0.093 0.093 0.258 0.258 0.258 0.258 0.258 0.258 0.258	0.018 0.018 0.018 0.018 0.018 0.018 0.018 0.018 0.018	0.022 0.022 0.022 0.022 0.022 0.022 0.022 0.022 0.022	0.094 0.094 0.099 0.099 0.099 0.099 0.099 0.099	0.183 0.183 0.353 0.353 0.353 0.353 0.353 0.353 0.353	0.150 0.300 0.350 0.350 0.400 0.450 0.550 0.550	0.0500 0.0500 0.0500 0.0500 0.0500 0.0500 0.0500 0.0500
SOT-23-5 SOT-23-6	331 332	0.147 0.147	0.151 0.151	0.034 0.034	0.038 0.038	0.017 0.017	0.021 0.021	0.058	0.093 0.093	0.075	0.0374 0.0374
SOT-23-8	348	0.147	0.151	0.015	0.019	0.016	0.020	0.055	0.083	0.077	0.0256
MSOP-8	337	0.226	0.230	0.097	0.101	0.014	0.018	0.055	0.164	0.077	0.0256
SSOP-20	334	0.351	0.355	0.177	0.181	0.013	0.017	0.059	0.266	0.230	0.0256
SSOP-24	338	0.351	0.355	0.177	0.181	0.013	0.017	0.059	0.266	0.281	0.0256
SSOP-28	324	0.351	0.355	0.177	0.181	0.013	0.017	0.059	0.266	0.333	0.0256
SSOP-16	322	0.273	0.277	0.089	0.093	0.011	0.015	0.094	0.183	0.175	0.0250
SSOP-48	333	0.448	0.452	0.275	0.279	0.012	0.016	0.089	0.364	0.575	0.0250
SSOP-55	346	0.448	0.452	0.275	0.279	0.012	0.016	0.089	0.364	0.675	0.0250

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
   C. Publication IPC-7351 is recommended for alternate designs.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.

E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TABLE IV. Pad Dimensions-Inches





- Let's use the DGK (MSOP-8) for it is smaller
- Create a new Library for custom PCB symbols
  - Open Library Manager (Ctrl-L)
  - Select PCB Symbol tab
  - Give new library a name
  - Let's use the Wizard
  - Use mils, precision 1

Start Technology	What technology would you like to use?	
Pads Silkscreen Shape Placement Outline	Units:	
	<back next=""> Cancel Help</back>	









PCB Artist->App Note \*Set H=T=0 e=E=25.6 E=Z=230 L=Y=66 b=X=18



PACKAGE	PKG	Z	Z	G	G	X	X	Y	C/C	D	E
	#	MIN	MAX	MIN	MAX	MIN	MAX	REF	REF	REF	NOM
SO-8 SO-14 SO-16 SO-16W SO-16W SO-18W SO-28W SO-24W SO-28W	182 235 265 211 219 221 239 217	0.273 0.273 0.273 0.447 0.447 0.447 0.447 0.447 0.448	0.277 0.277 0.451 0.451 0.451 0.451 0.451 0.451	0.089 0.089 0.254 0.254 0.254 0.254 0.254 0.254	0.093 0.093 0.258 0.258 0.258 0.258 0.258 0.258 0.258	0.018 0.018 0.018 0.018 0.018 0.018 0.018 0.018	0.022 0.022 0.022 0.022 0.022 0.022 0.022 0.022 0.022	0.094 0.094 0.099 0.099 0.099 0.099 0.099 0.099	0.183 0.183 0.353 0.353 0.353 0.353 0.353 0.353 0.353	0.150 0.300 0.350 0.350 0.400 0.450 0.550 0.650	0.0500 0.0500 0.0500 0.0500 0.0500 0.0500 0.0500 0.0500
SOT-23-5	331	0.147	0.151	0.034	0.038	0.017	0.021	0.058	0.093	0.075	0.0374
SOT-23-6	332	0.147	0.151	0.034	0.038	0.017	0.021	0.058	0.093	0.075	0.0374
SOT-23-8	348	0.147	0.151	0.015	0.019	0.016	0.020	0.068	0.083	0.077	0.0256
MSOP-8	337	0.226	0.230	0.097	0.101	0.014	0.018	0.066	0.164	0.077	

TABLE IV. Pad Dimensions—Inches.





# **New Component**

- Now we have the schematic and PCB symbols, we can combine them to create a component
- Create a new component library (make sure component tab is selected)
- Click New Item
- Only select one of the schematic symbols, we will add the other one later

New Compone	nt	X
Component:	OPA2141	ОК
Package:	SM	Cancel
Default Refere	ence: U 🗸	
🔽 Schematic	Symbol	
Library:	tutorial.ssl [in "C:\Users\Public\Documents\PCB Artist\Library"]	Find Symbol
Name:	myopamp3	
	myopamp3	
	туоратръ	
Pins:	3 Gates: 1	
🔽 PCB Symb	ol	
Library:	tutorial.psl [in "C:\Users\Public\Documents\PCB Artist\Library"] 🔹	Find Symbol
Name:	mymsop8	
	mymsop8	
Pins:	8	



# **New Component**

Click Add Gate icon

•

Add 5-pin schematic symbol 'a' will zoom to all in schematic and PCB windows Gate Sch Symbol Sch Symbol Sch Terminal Pcb Symbol omponent Pin Net (Class) Name Name Terminal Nam Number Pad Number lame/Number Name myopamp3 myopamp5 L8765



You may have to right click in top window to see spreadsheet





# **New Component**

• Fill out spreadsheet according to datasheet block diagram & save component

Gate	Sch Symbol	Sch Symbol	Sch Terminal	Pcb Symbol	Component Pin	Net (Class)
Name	Name	Terminal Narr	Number	Pad Number	Name/Number	Name
а	myopamp3	-	1	2	2	
		+	2	3	3	
		OUTA	3	1	1	
b	myopamp5	-	1	6	6	
		+	2	5	5	
		OUTB	3	7	7	
		V+	4	8	8	
		V-	5	4	4	







- Create Schematic in project
- Use Add Component to instantiate OPA2141
- Note you can place each symbol separately
- Add Component->Find is very useful
  - R's are in library 'resistor'
  - C's are in library 'capacitor'









- Common passive sizes are 0402, 0603, 0805, and 1206
- Probably want size 0805 at least for hand soldering





	175		SOLDER PAD DIMENSIONS in millimeters							n millimet	ers	
			DIVIEN				REFLOW SOLDERING			WAVE SOLDERING		
INCH	METRIC	L	W	н	T1	T2	а	b	I.	а	b	I
0402	1005	1.0 ± 0.05	$0.5 \pm 0.05$	$0.35 \pm 0.05$	$0.25 \pm 0.05$	0.2 ± 0.1	0.4	0.6	0.5			
0603	1608	1.55 + 0.10	0.85 ± 0.1	$0.45 \pm 0.05$	0.3 ± 0.2	0.3 ± 0.2	0.5	0.9	1.0	0.9	0.9	1.0
0805	2012	2.0 + 0.20	1.25 ± 0.15	$0.45 \pm 0.05$	0.3 + 0.20	0.3 ± 0.2	0.7	1.3	1.2	0.9	1.3	1.3
1206	3216	3.2 + 0.10	1.6 ± 0.15	$0.55 \pm 0.05$	$0.45 \pm 0.2$	0.4 ± 0.2	0.9	1.7	2.0	1.1	1.7	2.3
1210	3225	$3.2 \pm 0.2$	$2.5 \pm 0.2$	$0.55 \pm 0.05$	$0.45 \pm 0.2$	0.4 ± 0.2	0.9	2.5	2.0	1.1	2.5	2.2
1218	3246	3.2 + 0.10	4.6 ± 0.15	$0.55 \pm 0.05$	$0.45 \pm 0.2$	0.4 ± 0.2	1.05	4.9	1.9	1.25	4.8	1.9
2010	5025	5.0 ± 0.15	2.5 ± 0.15	0.6 ± 0.1	0.6 ± 0.2	0.6 ± 0.2	1.0	2.5	3.9	1.2	2.5	3.9
2512	6332	$6.3 \pm 0.2$	3.15 ± 0.15	0.6 ± 0.1	0.6 ± 0.2	0.6 ± 0.2	1.0	3.2	5.2	1.2	3.2	5.2

Note: 0.1mm~=4mils



- Use 'schema' library for border (e.g. Letter) and power/ground
- Use 'resistor' and 'capacitor' libraries for R's and C's

Library:			Library:		
resistor.cml	[in "C:\Users\Public\Documents\PCB Artist\Library	·'']	schema.cml [in "C:\Users\Public\Docum	nents\PCB Artist\Library"]	1
Component	R 0.1W SMTF 0	Find Add	Component: LETTER		Fin
Preview	4608×102100 4608×102100K 4608×102200 4608×102220 4608×102220 4608×10220 4608×102270 4608×10270 4608×102470 4608×102470 4608×102470 4608×102470 800 80 80 80 80 80 80 80 80 80 80 80 8	Cancel Package: SM0805 Reference Name: R5	A2 A3 A4 ANSIA ANSIA ANSI B ANSI C ANSI D EARTH FROM GND ETTER TO Vcc Vcc Vdd Vss		Packag MISC Referent A1
×	2 R5 R 0. 1W SMTF 0				



Add Cancel

• Use 'connector' library to add connectors or make your own





V+



- Are we missing anything?
- Check datasheets for layout recommendations
- From the OPA141 PDS:

The OPA141, OPA2141, and OPA4141 are unity-gain stable, operational amplifiers with very low noise, input bias current, and input offset voltage. Applications with noisy or high-impedance power supplies require decoupling capacitors placed close to the device pins. In most cases,  $0.1\mu$ F capacitors are adequate. Figure 1 shows a simplified schematic of the OPA141.

• So we need to add decoupling capacitors near the device's supply











 Finally, we need to ensure that our power and ground nets are set appropriately
 Bight-click a ground symbol

—	Right-click a ground symbol			Change Net		25
_	Select "Change Net"				Choose From All Nets In Project:	
_	Make sure net name and ne	et class are	e set appropriately	Net Name:	-5V	ОК
	Also do this for $+5V$ and $-5V$	/			GND N0000 N0001 N0002 N0003 N0004	Cancel
Net Name:	Choose From All Nets In Project: GND OK GND N0000 N0001 N0002 N0003 E	Change Net		Net Class:	N0005       Change Name Of Subnet Only       Power       Ground       Power       Signal	
Net Class:	N0005 N0015 Change Name Of Subnet Only Ground Ground Power Signal	Net Name:	Choose From All Nets In Project: +5V -5V GND N0000 N0001 N0002 N0003 N0004	K		
		Net Class:	Change Name Of Subnet Only Power Ground Power Signal			



- Save and close schematic
- Open Layout
- Import footprints from Schematic
  - Tools->[Schematic<->PCB]->Consistency Check
    - I recommend performing Consistency Checks frequently during a design
  - Yes
  - OK
  - 'a' to zoom all
  - Select all footprints and move them outside PCB border
  - 'a' to zoom all





- Yellow lines are connections that need to be made
  - Sometimes called 'rubber bands'
- Place components inside green PCB border
  - PCB Artist has an 'autoplace components' feature, but it doesn't seem to work well
  - Place the OPA2141, power connector, input connector, output connector, and decoupling caps
  - In general, place inputs on left side of board, outputs on right, and power at top or bottom







Notice lack of bands for supplies? This is because they weren't connected in schematic! (Remember the 'X's?)





Supply nets and grounds are now connected. Also fit board outline. \*Run DRC often!\* Tools->DRC (check Spacing and Manufacturing)



FEARLESS engineering



- Since we have 2 layers, let's make the bottom layer GND
- Need to perform a 'pour'
  - Add->Copper Pour->Rectangle
  - Press "L" to change layer to 'bottom'
  - Create rectangle inside board outline





- Right click copper pour outline and select 'Pour Copper'
- Assign to GND net and click OK
- To hide bottom layer, press F9, select Layers tab, and uncheck 'Bottom Copper'
- Now we can use vias to connect to GND

Vet Name: GND +5V -5V Cancel	
3AD 10000 = = 10001 10002 10003 10004 •	
/lin. Copper Area: 2500 Sq. mil	
poke Style: 1 poke Width: 10.0 olation Gap: 10.0	
Remove     Thermals on Pads       Highlight     Thermals on Vias	



Layers

Top Silkscreen

Documentation2

Top Copper
 Top Solder Mask
 Occumentation1
 Bottom Silkscreen
 Bottom Copper
 Bottom Solder Mask

×



- We know C3, C4, and C5 are all grounded
- We can place a via to connect them to the ground plane
  - Add->Via
  - 'Esc' stops placement
- Once placed, right-click via and add to GND net (Net->Change Net)

Change Net			X
	Choose From All Nets In Design:		
Net Name:	GND	1	ОК
	+5V -5V		Cancel
	GND	=	
	N0000		
	N0002		
	N0003		
	N0004	Ψ.	
	Change Name Of Subnet Only		
Net Class:	Ground		
	Ground		
	Power		
	Signai		



- To route a trace to the via, double-click the pad of the footprint (notice the trace is 25mils wide)
- Drag trace to via and double-click again
- Do this for all GND nets
- Bands didn't disappear, press 'ctrl-d' to 'optimize nets' (in tools menu)
- You can left-click band and press delete
- If bands are missing, try performing a 'consistency check' from tools menu



- You may get a join nets box
- The order depends on where you start and end your trace
- To switch the order, route in the reverse order





- I would hand-route power and GND first.
- Since power traces are wider than MSOP-8 pads, route as close to pad as possible with thick trace. Then route from pad to thick trace. While routing from pad to thick trace, press S and change width to 18
- Run DRC often! Don't forget Ctrl-D and Consistency Checks!





- You can try autorouting (3 methods)
  - Right click a band and select 'autoroute' to route 1 trace at a time
  - Tools->Autoroute Nets->All Nets to route all nets (it will remove your existing routes)
  - Tools->Autoroute Nets->Browse Nets (we will do this since we already routed power and GND)

-5∨	ОК
5V	
GND	Cancel
10000	
V0001	
10002	
10003	
10004	
10005	
00015	

• This didn't work well for me, and I prefer to do it by hand anyways



- Almost done
- Are we stuck??





• Nope!



# **Create PCB-Reflection**

- Some of the traces were long
- We could have looked at using a 4-layer board
- We also didn't have to devote an entire routing plane to ground
- We could also have separated V+, V-, and GND connectors and moved them to more convenient locations.



# **Fabricate PCB**

- Be sure to run a DRC with all boxes checked
- Output->Submit Order
- Follow the directions
  - You will need to setup an AC account
- Alternately, I could submit the order for you.



# **PCB Layout Tips from TI**



# All Materials have a Finite Resistance





FEARLESS engineering









- 1 inch (7 mil) trace of 1/2 oz copper with 10µA of current => voltage drop of 1.3µV
- 4 LSBs (298nV) at 24 bits!










Wire:











- Two Cu plates with PCB material dielectric
  - Two 10 mil traces on a multi layer PCB, 10 mil between layers



Note: 10 mil = 0.25 mm.

$$C = \frac{\varepsilon_R \times \varepsilon_O \times A}{t}$$
  
Permittivity of FR4 ≈ 4.7  

$$\Sigma_0 = 8.84 \times 10^{-12}$$
  

$$C = \frac{(41.9 \times 10^{-12})A}{t}$$
  

$$C = \frac{(41.9 \times 10^{-12})(0.25 \times 10^{-3})}{0.25 \times 10^{-3}}$$

$$C = 0.01 \ pF$$







#### **Component: Vias**

#### **Purpose: Interconnect traces on different layers**





UTD



- Used in all analog applications
- Used for bypassing (cleaning up) power supplies
- Most op amp applications use two types for the two roles they must fill









### **Bypass Capacitors**

- DO NOT have vias between bypass caps and active device – Visualize the high frequency current flow !!!
- Ensure Bypass caps are on same layer as active component for best results.
- Route vias into the bypass caps and then into the active component.
- The more vias the better.
- The wider the traces the better.
- The closer the better



Poor Bypassing









Balanced digital logic: LVDS, PECL, HSTL





FEARLESS engineering



UTD



### Circuit techniques to minimize EMI

- Strive for a zero impedance ground
- Design for a differential signal environment, both logic and analog
- Minimize PCB loops that act as EMI antennas
- Use X2Y capacitors for filtering and decoupling
- Make use of common-mode transformers
- Use balanced lines and traces









- A good grounding scheme helps reduce the values of the "hidden" components.
- The key to good ground plane design is managing return currents
- Requires good floorplanning first.











### **Component Placement**









### Series



- Simple wiring
- Common impedance causes different potentials
- High impedance at high frequency (>10 kHz)



Parallel

- Complicated wiring
- Low differential potentials at low frequencies
- High impedance at high frequency (>10 kHz)









- Ground plane provides low impedance between circuits to minimize potential differences
- Also, reduces inductance of circuit traces
- Goal is to contain high frequency currents in individual circuits and keep out of ground plane







### **Current Density**

$$i(A/cm) = \frac{I_0}{\pi h} \times \frac{1}{1 + \left(\frac{D}{h}\right)^2}$$

$$I + \left(\frac{D}{h}\right)^2$$

$$I = 1$$

 $\hat{D}$  = distance from trace (cm)



- Illustrates Return Current Flow is directly below the signal trace. This creates the path of least impedance.
- Must have Solid return path (i.e. Solid Ground Plane) under the signal trace to maintain homogeneous nature of current density.















### **Return Current Paths**









### Taking a Look at Vias

- Must have Return Path Vias next to Signal Path Vias.
- Notice Large Current Density Area flow in return path.
- Will have a change in impedance with this configuration.



# 2-Layer PCB showing Current Density of PCB trace and Single Return Path Via.







### **Controlled Impedance Vias**

- Better Solution is to add Multiple Return Path Vias.
- Notice minimal Current Density Area Flow at vias.
- Improved impedance reduces reflections.



# 2-Layer PCB showing Current Density of PCB trace and Multiple Return Path Vias.











UTD





















### **Ground Plane overlap**





















### ADS1232REF Layout: Top









### **ADS1232REF Layout: Bottom**







## Thank You! Any Questions?



### References

- [1]: <u>http://www.pcb.electrosoft-engineering.com/</u>
- [2]: <u>http://www.multi-circuit-boards.eu/en/</u>
- [3]: <u>http://blog.lamsimenterprises.com/2011/02/15/pcb-vias-an-overview/</u>





- Kuehl, T., "Tackling EMI and RFI at the Board and System Level", Texas Instruments
- Neu, T., "Designing Controlled-Impedance Vias", EDN, October 2, 2003.
- Downs, R., "Signal Chain Basics (Part 21): Understand and configure analog and digital grounds ", *PlanetAnalog*
- Kester, W., "Grounding (Again)", Analog Dialogue Ask the Application Engineer, <u>http://www.analog.com/library/analogDialogue/Anniversary/12.html</u>
- Hu, B.; See, K.Y., "Impact of analog/digital ground design on circuit functionality and radiated EMI," Electronic Packaging Technology Conference, 2005. EPTC 2005. Proceedings of 7th, vol.1, no., pp. 4 pp.-, 7-9 Dec. 2005. Available at <a href="http://ieeexplore.ieee.org/iel5/10751/33891/01614363.pdf?isnumber=33891">http://ieeexplore.ieee.org/iel5/10751/33891/01614363.pdf?isnumber=33891</a> = ST D&arnumber=1614363&arnumber=1614363&arSt=+4+pp.&ared=&arAuthor=Hu%2C +B.%3B+See%2C+K.Y.
- Downs, R., "Analog-to-Digital Converter Grounding Practices Affect System Performance", Texas Instruments Application Note SBAA052, <u>http://focus.ti.com/lit/an/sbaa052/sbaa052.pdf</u>
- Ott, H. W., "Partitioning and Layout of a Mixed-Signal PCB", Printed Circuit Design, June 2001, pp. 8-11 : <u>http://www.hottconsultants.com/pdf\_files/june2001pcd\_mixedsignal.pdf</u>



